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Abstract— Due to increasing the penetration level of the inverter-based distributed generations 
(IBDGs) in power systems, their fault ride-through (FRT) capability has become one of the essential 
issues of new grid codes. This paper proposes a novel dc link fault current limiter (DLFCL) based 
FRT scheme to improve the FRT capability in IBDGs units. The DLFCL module has almost no 
effect on normal operation of IBDG unit. When a short-circuit fault occurs in power system, the 
DLFCL module effectively limits inverter output current and protects its switching devices. The 
employed DLFCL does not need any control, measurement and gate driving system. Also, it has 
simple configuration and it isn’t mandatory to use superconductor inductor in its power circuit so, it 
has low initial cost. By using the proposed scheme, it is possible to provide continues operation of 
IBDG unit even at zero grid voltage. Analytical analysis is presented in detail. The effectiveness of 
proposed approach is approved through extensive simulation studies in PSCAD/EMTDC 
environment. An experimental setup is used to verify the main concept of the proposed approach. 
Keywords—Distributed generation; fault ride-through; voltage sourced inverter; dc link, fault 
current limiter. 
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I.  INTRODUCTION 
There are many technologies for distributed generations (DGs) beyond the conventional synchronous 
generators such as fuel cells, wind turbines, solar cells and micro turbines which use inverter for power 
exchange with the utility grid [1]. These types of DGs require voltage-source inverter (VSI) in most cases 
to interconnect with grid and are usually referred as inverter based distributed generations (IBDGs) [2]. 
Two main control strategies are proposed in literatures to control the interface-inverter in DG systems 
which are: Current Control Strategy (CCS) and Voltage Control Strategy (VCS) [3]-[5]. From the 
advantages of CCS is that, during fault condition, the output current of inverter can be effectively restricted 
to an acceptable level, consequently, the IBDG unit can ride-through networks faults. However, CCS has 
several drawbacks like reduction of main controller robustness and need to both voltage and current 
sensors. On the other hand, while VCS has good performance during normal operation, high level of fault 
current is its main drawback [4]. By increasing the penetration level (PL) and island operation of DG units 
in distribution systems, using of VCS to controls interface-inverter is more acceptable than CCS [6]. 
Furthermore, at high PL of the IBDG units in power system, their disconnection form utility during faults 
is not acceptable. Also, according to [7], the effect of IBDG units on network operation with 40% PL is not 
negligible. 
Despite the IEEE standard 1547 which recommended that IBDGs units should be disconnected from the 
network when a fault occurs in the utility grid [8] in some new grid codes, the IBDGs units are forced to 
stay connected to the grid and ride-through network faults [9]-[10]. Regarding to above discussions 
different studies are conducted on current limitation strategies of VSIs during network faults. 
Some control approaches for inverter-interfaced distributed energy resources are proposed in [11] and 
[12] to limit inverter fault current and improve their fault ride-through (FRT) capability. Reference [13], 
introduced an inverter fault current limitation strategy in a micro-grid at high PL of IBDG units. However, 
[13] did not present simulation and experimental results to approve its proposed technique. References [14] 
 3 
and [15] investigated fault behavior of IBDGs units against various network faults and presented analytical 
and experimental results. A control scheme is proposed in [16] to improve ride-through capability of 
hybrid distributed energy resources including fuel cell/battery during power system faults. In [17], a 
control strategy proposed to enhance the voltage support ancillary service of IBDG unit to compliant the 
grid codes requirements. A fault protection scheme against the external short-circuit fault for the high-
power three-phase inverters is proposed in [18] to provide high reliability for sensitive loads during 
transient faults. A control scheme is introduced in [19] to suppress the peak of three-phase PV inverters 
current during unsymmetrical faults. Reference [20] presented simulation and experimental results of a 
varistor based short circuit fault protection scheme for series active power filters. 
An effective method to control the fault current level is using fault current limiters (FCLs). Several 
types of FCLs are proposed to improve the power system performance in [21]-[24]. Also, as [25], it is 
expected, in the future, FCLs might be coupled with DGs units and sold as an important part of these 
generation plants. 
This study proposes a novel dc link fault current limiter (DLFCL) based FRT scheme to improve the 
FRT capability in IBDG units. The DLFCL module has not effect on IBDG system performance during 
normal operation of utility grid but, it limits the inverter current in fault condition. In this way, the IBDG 
system can stay connect to utility during fault condition. Moreover, the proposed DLFCL could make use 
of non-superconducting inductor to decrease initial cost of superconducting inductor as well as the cost and 
volume of cryogenic system. Besides, according to [26], the problems of latch-up and wind-up arise when 
the inverter control strategy changes from normal, to fault mode operation, during fault condition. 
However, in the proposed scheme, interface-inverter is controlled as a controlled voltage source in normal 
condition as well as fault condition. Also, by present scheme, the FRT is possible even at zero grid voltage 
as recommended by E.ON grid code [10]. 
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The rest of this paper is organized as follows: Section II deals with basis of proposed scheme. Section 
III explains performance evaluation of proposed FRT approach. Section V and IV includes the simulation 
studies and experimental results, respectively. Finally, section VI provides concludes of paper. 
II.  PROPOSED FAULT RIDE THROUGH CONFIGURATION 
Fig .1 shows the power circuit topology of proposed FRT configuration for an IBDG unit. Based on [2], 
the model of IBDG unit for the purpose of fault analysis can be made up under the assumption that in sub-
transmission systems the dc input voltage of the interface VSI is regulated and essentially fixed in the time 
frame 0-1.0 s. Nevertheless, the VDC that is shown in Fig. 1 is considered as average of DC voltage during 
fault to simplify the analytical analysis. To enhance FRT capability of IBDG unit, application of a diode-
bridge DLFCL module is proposed. The Non superconducting DLFCL module is composed of a diode-
bridge and a non-superconductor (copper coil) that is modeled by a resistor rd and an inductor Ld in Fig. 1. 
In case of using superconductor inductor, rd will be equal to zero. A two-level VSI is used for DC to AC 
power conversion. The DLFCL module is connected in series with VDC as shown in Fig. 1. Also, total 
resistance and inductance between high voltage side of grid-connected transformer and inverter output 
terminals are modeled by rs and Ls in Fig. 1, respectively. The utility grid is modeled by an infinitely stiff 
AC system; so it is represented by an ideal sinusoidal three-phase voltage source with a constant frequency 
(Van, Vbn and Vcn in Fig. 1), where ω and Vϕ stand for its angular frequency and effective voltage value in 
each phase, respectively. 
In proposed scheme, just one single set of FCL module is required in DC side of inverter. This new 
idea, in comparison with current limiting in AC side of inverter which needs three similar sets of FCL 
modules results in considerable reduction of cost. The present FRT method does not need any control, 
measurement and gate deriving system. The proposed FRT solution has the potential of easily 
implementation by commercial inverter manufacturer companies with least design efforts and engineering 
cost. By choosing  
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Fig. 1. Power circuit topology of the proposed fault ride-through configuration for an inverter based distributed generation. 
an appropriate value for Ld in Fig. 1, it is possible to achieve a nearly dc current for dc reactor at steady 
state. Therefore, the dc reactor has no significant role in normal operation of inverter but, if a short circuit 
occurs in power system, the dc reactor can effectively suppresses severe di/dt initiated in the first moments 
of fault and it can decreases inverter fault current successfully over the fault duration. 
III.  PERFORMANCE EVALUATION OF PROPOSED FRT SCHEME 
A.  Analytical Analysis 
In order to analysis the operation of VSI along with DLFCL module, it is assumed that AC line currents 
(ia, ib and ic) of inverter are pure sinusoidal and inverter is controlled by VCS. In the analytical analysis, 
each semiconductor device of inverter and DLFCL module is modeled by series connection of its voltage 
drop (Vd) and resistance (ron) in on state. The switching signals of semiconductor devices are generated by 
sinusoidal PWM strategy. So, the dc link current (idc) can be expressed in the basis of AC line currents and 
switching states as follow [27]-[28]: 
[ ( )] 23 cos (1)l abcdc a a b b c ci S i S i S i I S φ−= + + = Θ
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Where, Sa, Sb and Sc are the switching states of the phases a, b and c, respectively. Also, in (1), Il denotes 
peak value of AC line current, ϕ represents the power factor angle and Θ incorporates the phase angle and 
frequency information [27]-[28]. 
Since, in carrier based PWM inverters, the carrier frequency is very high in comparison with the 
fundamental output frequency, it is expected to assume that the value of modulating signal over one carrier 
period is almost constant [3], [27]. In this section, the performance of proposed scheme is explained during 
one carrier period. The analytical analysis is performed in three modes of operation as follows. 
A.1. Mode 1: Pre-fault operation 
In this study, for a better understanding of the performance of proposed FRT scheme, the charging and 
discharging operating condition of dc reactor in non-superconducting DLFCL module is analyzed. Fig. 
2(a) shows the dc link current idc, dc reactor current id and switching sequence of interface-inverter during 
normal operation. As is shown, by changing the switching state, idc changes instantaneously. Also, during 
one carrier period, id is a rectified but periodic current. In time interval T'0, switching state is (000) and dc 
reactor current is more than dc link current (idc=0). Fig. 2(b) shows the equivalent circuit during time 
interval T'0. According to equivalent circuit, over the time interval T'0, the dc reactor is in discharging 
mode. During discharging mode all of diodes of DLFCL module are in on-state and id freewheels through 
D2-D3 and D1-D4. So, differential equation of dc reactor current can be expressed as follow: 
( )2 ( ) ( ) 2 0 (2)d on d d d dr r i t L di dt Vt+ + =+  
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 Fig. 2. (a) PWM output sequence from VSI and measured dc link (idc) and dc reactor (id) currents during normal operation. (b)-
(f) shows the equivalent circuits of operating intervals during normal operation: (b) switching state (000), (c) switching state 
(100), (d) switching state (101), (e) switching state (101), and (f) switching state (111). 
Where rd, Ld, ron and Vd stands for dc reactor resistance, dc reactor inductance, on state resistance and 
forward voltage drop across each semiconductor device, respectively. Solution (2), leads to (3) which 
represents the dc reactor current formula during discharging mode in normal operation condition: 
( )( ) ( ){ } ( )0 1
2
( ) 2 2 2 2 (3)on dd d d on d d ond
t t r r L
i t e i V r r V r r
− − + ′= + + − +  
Where, i'1=id(t0). 
At t=t1, the switching state changes to (100). Fig. 2(c) shows the equivalent circuit for t1 to t2. As 
equivalent circuit reveals, id is equal with idc and dc reactor is in charging mode. By applying Kirchhoff 
Voltage Law (KVL) in circuit loops of Fig. 2(c), the dc reactor current differential equation can be 
expressed as (4): 
( ) ( )3 2 3 23 2 ( ) 7 2 ( ) 4 cos( ) (4)d d on DC dsrsL L di t dt r r i t V V V tφ ω+ + + + − −=  
Equation (5) is derived by using (4) and shows the dc reactor current formula in charging mode during 
normal operation. 
( )1 1( ) cos( ) (5)
t ti t Ae B t K
τ
ω θ
− −
= + − +  
Where,  
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At t=t2, switching state changes to (101) and idc changes instantaneously. So, during time interval t2 to t3, 
the dc reactor current is more than dc link current and the dc reactor is in discharging mode (Fig. 2(d)). At 
t=t3, switching state is not changed but the dc reactor current is equal with the dc link current and charging 
mode begins and continues till t4, (Fig. 2(e)). 
At t=t4, switching state changes to (111) and the dc link current instantaneously reduced to zero. So the 
dc reactor is in discharging mode till t5 (Fig. 2(f)). It should be noted that, the time interval between t0 to t5 
is half of carrier period so, the above mentioned analysis can be implemented for the rest of this period 
until t10. 
A.2. Mode 2: During fault condition 
For analysis of fault condition, a three phase Y-connected short-circuit fault with impedance Zf = rf + jLf 
ω is applied at point F, as shown in Fig. 1, at t=t10. Fig. 3(a) shows the dc link current idc, the dc reactor 
current id and the switching sequence of inverter during fault condition. During time interval t10 to t11 
switching state is (000). Fig. 3(b) shows the equivalent circuit during time interval T0. As the equivalent 
circuit shows, idc is equal with zero and the dc reactor is in discharging mode. The following differential 
equation can be expressed for dc reactor current: 
( )2 ( ) ( ) 2 0 (6)on d d d ddr r i t L di t dt V+ + + =
 
  
Equation (7) is derived by using (6) and shows the dc reactor current formula during discharging mode:
 
( )( ) ( ){ } ( )10 1
2
( ) 2 2 2 2 (7)on dd d d on d d ond
t t r r L
i t e i V r r V r r
− − + + + − +=  
Where id(t10)=i1. 
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At t=t11 switching state changes to (100). Fig. 3(c) shows the equivalent circuit during time interval t11 
to t12. According to equivalent circuit, over the time interval T1, idc is equal with id and the following 
differential equation can be expressed: 
( )3 2 7 2 3 2( ) ( ) ( ) 4 (8)d e d on e DC dL L di t dt r r i t V Vr+ + + = −+
 
Where, Le=Ls+Lf, re=rs+rf. The following equation is derived by using (8) and shows the dc reactor and 
dc link current formula in charging mode and during fault condition: 
 
 
 
Where i(t)=id(t)=idc(t), i2=id(t11), τ2=(3/2Le+Ld)/rc2, rc2=rd+7/2ron+3/2re.  
At t=t12, switching state changes to (101). Fig. 3(d) shows the equivalent circuit during time interval t12 
to t13. During this time interval, the dc reactor current is more than the dc link current and dc reactor begins 
to discharge through diodes D2-D3 and D1-D4. So, the dc reactor current formula is as (10): 
( )( ) ( ){ } ( )12 3 2 2
2
( ) 2 2 (10)on dd d d on d d ond V V
t t r r L
i t e r r r ri− − += + + − +
 
Where, id(t12)=i3. 
In addition, according to Fig. 3(d), it is possible to write the dc link current differential equation as:  
3 2 ( ) 3 2 ( ) ( ) (11)e dc e on dc DC dL di t dt r r i t V V+ + = −
 
Solution (11) leads to (12) that represent the dc link current formula during time interval t12 to t13 during 
fault condition: 
( ) ( ){ } ( )12 3 2 23( ) (12)DC c DC cdc d d
t ti t e i V V r V V rτ −
− −
= − + −  
Where, i3=idc(t12), τ3=Le/(re+ron). 
 
( ) ( ){ } ( )11 1 1 12( ) 4 4 (9)DC d c DC d c
t ti t e i V V r V V rτ− −= − − + −
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Fig. 3. (a) PWM output sequence from VSI and measured dc link current (idc) and dc reactor current (id) during fault condition. 
(b)- (f) shows the equivalent circuits of operating intervals during fault condition: (b) switching state (000), (c) switching state 
(100), (d) switching state (101), (e) switching state (101), and (f) the switching state (111). 
At t=t13, the dc reactor current is equal with dc link current. Therefore, the dc reactor is in charging 
mode till t=t14 while switching state is (101). Fig. 3(e) shows the equivalent circuit during time interval t13 
to t14. According to the equivalent circuit, the following differential equation can be obtained: 
3( 3 2 ( ) ( ) 3 (13))e c DC ddL L di t dt r i t V V+ = −+  
Equation (14) is derived based on the (13) as follows: 
( ) ( ){ } ( )13 4 4 3 3( ) 3 3 (14)d c d cDC DCt ti t e i V V r V V rτ− − − + −= −  
Where i(t)=id(t)=idc(t), i4=id(t13), τ4=τ2, rc3=rc2. 
At t=t14, switching state changes to (111) and the dc link current instantaneously reduces to zero. 
Therefore, the dc reactor is in discharging mode. Fig. 3(f) shows the equivalent circuit during time interval 
t14 to t15. According to the equivalent circuit, the dc reactor current can be obtained as (15): 
( )( ) ( ){ } ( )14 5 2
2
( ) 2 2 2 (15)on dd d d on d ond Vd
t t r r L
i t e i V r r r r+ +
− − += + −  
Where id(t14)=i5. 
After t=t15, circuit will have the same periodic operation according to the inverter switching state until 
protection system operation and clearing the fault. 
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A.3. Mode3: After clearance of fault 
  In this mode, the dc reactor current decreases because of its resistance and forward voltage drop on 
diodes. So, DLFCL will be short circuit. Fig. 4 shows that the dc reactor current discharges to its pre-fault 
value after some millisecond that is equal with peak value of dc link current. Now, the DLFCL module 
automatically becomes ready to limit any possible upcoming short circuit faults. 
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Fig. 4. DC reactor and DC link current after fault, (b) is enlarged of (a). 
B.  Design Consideration of DLFCL 
B.1. DC reactor inductance calculation 
To protect inverter semiconductor devices during short circuit condition, it is required to calculate the 
desired value of Ld. For this purpose, the dc reactor current charging formula in time interval t11 to t12 is 
used. Since time interval T0 in Fig. 3(a) is very small percentage of one carrier period [27], this interval can 
be considered equal with zero. Now, as tc considered as operating time of protection system and 
corresponding current represent by ic, the following equation can be expressed according to (9): 
( ) ( ){ } ( )11 1 1 12 4 4 (16)c DC d C DC d Cc
t t
i e i V V r V V r
τ
−
− −
= − +−  
According to (16), it is possible to calculate the desired value of Ld as follows 
( ){ }( )2 1( ) 2ln 3 (17)c c c edL r t t B i A L= − − −  
Where B=i2-(VDC-4Vd)/rc1, A=(VDC-4Vd)/rc1. 
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B.2. Power losses assessment 
As shown in section III-A, during normal operation, the current of dc reactor is an almost ripple-free dc 
current with amplitude equal to peak of dc link current. So, (18) can be writing as follows: 
max0 (18)r DCi I I≅ ⇒ ≅  
Where, ir, IDC and Imax stand for ripple-current in dc reactor, the average current in dc reactor and peak 
value of dc link current in steady state, respectively. So, the total power loss of non-superconducting FCL 
(NSFCL) module (PTotal) is sum of DC reactor power loss (PDC) and power loss of diode bridge (PBridge) 
and can be calculated as follows: 
[ ]
2 2
max
2 (19)
2
d DC d
Bridge d DC
Total DC Bridge DC d d
DC
DC
P r I r I
P V I
P P P I r I V
≅ =
= ×
= + = +





 
Also, in absence of non-superconducting FCL module in series with dc link and in the case that the 
switching losses of interface inverter is neglected, (20) can be expressed for an inverter [30]: 
_
_
_ _
(20)
ac inv a a b b c c
DC inv DC dc
ac inv DC inv
P v i v i v i
P V i
P P
= + +
=



 =
 
Now, as the set of NSFCL module is connected in series with dc link of the inverter, AC side power can 
be expressed as follow: 
_ _ (21)ac inv DC inv TotalP P P= −  
For example, consider an IBDG unit with rated capacity of 6 MW, output phase voltage Vabc_rms=4kV , 
P.F=0.9 and dc link current approximately is ip_rms=600(A). By installation of a NSFCL module in series 
with dc link with parameter of rd=0.01(Ohm), Vd=3 (V) the power loss is PTotal=7200(W). The ratio of total 
power loss to active power of generated by IBDG unit is defined by K and can be derived as follows: 
[ ]_ _2 0.001 (22)Total ac inverter DC d DC d ac inverterK P P I r I V P= = + =  
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As another case, an IBDG unit is considered with rated apparent power of 100 KVA, output phase 
voltage Vabc_rms=500 V, P.F=0.6 and dc link current ip_rms=20(A). By installation a NSFCL module with 
rd=0.005(Ohm), Vd=2 (V) in series with dc link, the value of K for this system can be calculated as follows: 
( ) ( )_ 20 0.005 20 4 60 0.0013 (23)Total ac inverter kWK P P ×  = = + =  
This shows that in the presence of NSFCL module in dc link of interface-inverter, total power 
dissipation is very small percentage of overall rated power of IBDG unit and it can be acceptable for most 
practical applications. By using superconductor type inductor in dc link of diode bridge, it is possible to 
cancel out the power loss of inductor in the expense of higher initial cost and higher weight and volume of 
cryogenic system. Obviously, it is possible to use a parallel circuit breaker with FCL to bypass it during 
steady state and eliminate the power dissipation of FCL module during normal operation of IBDG unit. 
B.3. Voltage drop compensation 
Due to using diode-bridge and non-superconducting coil there is a voltage drop on the NSFCL module. 
It is possible to compensate the voltage drop by using a dc voltage source in series with dc reactor (as 
shown in Fig. 5) [21], [23]. If current through dc reactor is supposed to be a ripple-free dc current equal to 
IDC the magnitude of dc voltage source can be calculated as follows: 
2 (24)dc d DC dV r I V= +  
D2
D3
D1 Ld
rd
D4
Vc
 
Fig. 5. NSFCL module with a dc voltage source. 
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IV.  SIMULATION RESULTS 
Single line diagram of test system is shown in Fig. 6. The primary source of the IBDG unit is 
represented by a 5-kV DC voltage source. As shown in this figure, the primary source is interconnected to 
the utility grid through a two level VSI, a 4-kV/34.5kV step-up transformer (with the same power rating of 
corresponding IBDG unit) and a double-line transmission line. The utility grid is represented by a three 
phase AC voltage source with equivalent impedance of Zg. The inverter operates through the simulation by 
VCS that is introduced in [2]. The IBDG unit simulation parameters can be found in [2], and network data 
are given in [29]. The PSCAD/EMTDC is implemented to simulate various fault conditions. To 
demonstrate the effectiveness of proposed FRT scheme extensive simulation studies are carried out under 
different fault conditions. The fault scenarios which are simulated include LLLG, LL and LG fault. Among 
the different grid codes which are in use by different grids operators in the worldwide, the E. ON grid code 
has severe FRT requirements [9]. According to the E. ON, if the voltage at point of common coupling 
drops to zero for 0.15 s, the DG unit must not disconnect from the grid. So, in the entire conducted 
simulations, fault clearing time is considered to be 0.15 s. Corresponding results provided in the following 
subsections. 
Utility Grid
2-Level VSI
Prime Energy 
source
F2
Step-up 
Transformer Line 2
Line 1
B1 B2
F1
30 Km TL
4/34.5 KV 34.5/115 
KV
115 KV
Inverter-Based DG Unit
ZgVDC
 
Fig. 6. Single line diagram of the under study test system. 
 
A.  Symmetrical fault 
In this scenario, a bolted temporary LLLG fault is applied at point F1, as shown in Fig. 6, at t=0.8 sec, 
with clearing time 0.15 s, as a worst scenario to causes a sever voltage dip (100%) at IBDG unit terminals. 
At first, the simulation is carried out while the FCL module is not connected in series with dc link of 
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inverter. The obtained results are shown in Fig. 7(a), (c) and (e). As shown in Fig. 7(a), once the fault 
occurs, voltage at IBDG terminal drops to zero. In this condition, the IBDG unit’s output current increases 
suddenly. The peak value of IBDG unit’s output current at the first moment of the fault reaches to around 
4pu as shown in Fig. 7(c). A 2-level VSI with 6 power electronic switches (which are very vulnerable  
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Fig. 7. Simulation results for an LLLG fault at point F1. (a) three-phase voltages at point F1. (b) DC reactor current. Three-
phase output current of IBDG unit: (c) without DLFCL (d) with DLFCL. Phase A switch current of inverter: (e) without DLFCL 
(f) with DLFCL. 
against short circuit condition) is used for DC to AC power conversion. The current through switches of 
phase A (S1 and S2 in Fig. 1) are shown in Fig. 7(e). As this figure shows, these over-currents reached 
about 4 times the nominal value and tend to damage semiconductors and/or trip out of IBDG unit in 
practical cases. 
Now, to demonstrate the effectiveness of proposed FRT method, a bolted temporary LLLG fault with 
the same fault characteristics of the previous study is applied at point F1, in Fig. 6 while the FCL module is 
connected in series with dc link of the inverter. Corresponding results are shown in Fig. 7(b), (d) and (f). 
The dc reactor current is shown in figure 8(b). As this figure shows, during the fault period the dc reactor 
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current increases almost linearly. However, during the entire timeframe of fault (150 ms), the DLFCL 
module is capable to limit three phase output current of IBDG unit to less than to twice of nominal current, 
as shown in Fig. 7(d). According to Fig. 7(f), the current through the power electronic switches of phase A 
effectively is limited to twice of nominal value. So, the semiconductors operate in safe area operation 
during fault condition because of DLFCL module. 
On the other hand, the time interval between the fault initiation and semiconductors failure is very smaller 
[31] than the time duration that is required to active the respective protection devices and disconnecting the 
IBDG unit from the utility. So, the severe di/dt which is initiated at the initial instants of the short circuit 
can damage the semiconductors. The rate of change of current through one of the inverter switches at the 
first moment of fault for both simulation conditions, with and without FCL in dc-link of the inverter, are 
compared with each other and are shown in Fig. 8. This figure shows that the presence of DLFCL module 
can suppress the severe di/dt at the initial instants of fault effectively. 
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Fig. 8. The effectiveness of the proposed FRT scheme in suppressing the initial rate of change of current through one of the 
inverter power electronic switches after fault. 
 
In order to establish relations between simulations results and analytical analysis, the time axis of dc 
reactor current in Fig. 7(c) is enlarged for three cases: before, during and after the fault and corresponding 
results are shown in Fig. 9. As illustrated in Fig. 9(a), before the fault dc reactor current is an almost ripple-
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free dc current. After fault occurrence, the DLFCL automatically inserted in series with dc link of inverter 
consequently increases fault path impedance. So, the dc reactor current being to increase until fault is 
cleared (Fig. 9(b)). After fault clearance, the dc reactor current discharges to its pre-fault value after some 
milliseconds (Fig. 9(c)). So, the simulation results presented in Fig. 9 approved analytical analysis in part 
III (compare Fig. 9 with Fig. 2 and 3). 
According to this analysis, by implementation of proposed FRT approach, the IBDG unit can stay 
connected to the utility grid during worst case short circuit faults so, it compliance the new grid codes 
requirements. 
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Fig. 9. The effectiveness of the proposed FRT scheme in suppressing the initial rate of change of current through one of the 
inverter power electronic switches after fault inception. 
 
B.  Asymmetrical faults 
In this section, the performance of proposed approach is validated during asymmetrical grid faults. For 
this purpose two cases of asymmetrical fault including a LL fault between phases b and c, and a LG fault 
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on phase a are considered and are applied at point F1 in Fig. 6 at t=0.8 s with clearing time of 0.15 s. 
Simulation results including three phase output currents and current through switches of phase A when 
proposed FRT scheme is applied during LL and LG fault are shown in Fig. 10(a)-(d). It can be seen that for 
both fault situations, during the voltage dip, the output current of IBDG unit and current through the 
semiconductors effectively are limited to twice of nominal value in fault interval. 
C.  Repeated Transient Faults 
Repeated transient faults (i.e lightning, storm, etc.) introduced major problems in overhead lines. The 
intent of this section is to highlight the performance of the proposed FRT scheme against repeated transient 
short circuit faults. For this purpose, at t=0.6 s, a repeated transient LG fault is applied at the end of the line 
1 at point F2 in Fig. 6. Corresponding results provided in Fig. 11. As this figure shows, the proposed 
scheme can successfully limit the fault current of IBDG unit during such circumstances. 
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Fig. 10. Performance of the proposed FRT scheme during asymmetrical grid faults at point F1. Three-phase output current of 
IBDG unit during: (a) LL fault (b) LG fault. Phase A switch current of inverter during: (c) LL fault (d) LG fault. 
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Fig. 11. Performance of the proposed FRT scheme during repeated transient faults at point F2. (a) Three-phase output current 
of IBDG unit. (b) Phase A switch current of inverter. 
V.  EXPERIMENTAL RESULTS 
Fig. 12 shows the single line diagram of experimental setup. A controllable DC source is connected in 
series with the proposed diode-bridge FCL and energises a Power Bright model ERP 400-12, 11-46 V dc 
to 220 V, 50 Hz ac inverter. The waveforms are captured using an Agilent Infiniivision (Model: DSO7034 
A) oscilloscope. Fig. 13 shows experimental results without and with application of proposed FCL. To 
model a fault situation, the voltage of DC Source was programmable and increased stepwise from 16 to 22 
(V). By this way, the dc link current abruptly increases which could modelling a fault condition. The 
results show that application of FCL has resulted in smoother current waveform in DC link (Idc) and 
output voltage from controllable DC source before and after fault modelling condition. The average current 
in DC link (Idc) after fault has decreased from 3.2 to 1.8 (A) by using DLFCL.  
 20 
Single phase 
Inverter
Controllable
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250 W, 11-46 VDC
Model: ERP 400-12
To Grid
(50 Hz, 220 V)
IDC
Vdc
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Fig. 12. The single line diagram of experimental setup. 
 
(a) 
 
(c) 
 
(b) 
 
(d) 
Fig. 13. Experimental results for DC link voltage change. Without FCL: (a) voltage raise, (b) voltage drop. With FCL: (c) 
voltage rise, (d) voltage drop. 
VI.  CONCLUSION 
In this paper, a novel dc link FCL based FRT scheme proposed to improve the FRT capability in IBDGs 
units. The proposed approach provides several benefits which are listed below: 
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• The proposed scheme employs just one single set of FCL module in DC side of inverter. Therefore, 
it is more efficient than conventional approaches which need three similar sets of FCL modules at 
AC side of inverter. 
•  Since the DLFCL has simple configuration and does not need any control, measurement and gate 
deriving system. The proposed FRT solution can be simply implemented on VSI with least 
engineering cost.  
• Compare with the other FRT methods, the proposed scheme is not affected by the deep of voltage 
dip. Moreover, by the present method continues operation can be realized for IBDG at zero grid 
voltage. 
• Interface-inverter is controlled as a controlled voltage source in normal condition as well as fault 
condition. Moreover, no need to make use of superconductor inductor in DLFCL module leads to 
low initial cost of the proposed scheme. 
• The proposed scheme has a reliable performance during various fault conditions. It has been 
evaluated under LLLG, LL, and LG short-circuit faults in PSCAD/EMTDC environment. 
Moreover, its efficiency is approved by a prototype setup. 
So, the present scheme can be considered as an efficient method for fault current limitation of VSIs.  
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